Homework #3, Due prior to class on Thursday, 10/01


From Chapter 7

Please work problems 7.81-7.88

For 7.84 and 7.86 assume that the cl (clear) inputs are asynchronous.  That is,
the flip-flops are cleared as soon as the clear signal is received, it does
NOT wait for the next clock edge to clear the flip-flop.